|
|
Low-Power High-Speed ADCs for Nanometer CMOS Integration
Preface. List of Tables. List of Figures. - 1. Introduction. 1 Motivations. 2 A Review of Existing ADC Architectures.- 2. A 52mW 10b 210MS/s Two-Step ADC for Digital IF Receivers in 130nm CMOS. 1 Back... |
 |
|
|
| Download PDF |
| Low-Power High-Speed ADCs for Nanometer CMOS Integration |
|
