

# Nanoelectronic Circuit Design

[DOWNLOAD HERE](#)

1; Nanoelectronic Circuit Design; 3 1.1; Preface; 5 1.2; Contents; 7 1.3; Contributors; 9 1.4; Introduction to Nanotechnology; 13 1.4.1; 1 FinFETs; 15 1.4.2; 2 Carbon Nanotube Devices; 17 1.4.3; 3 Graphene Nanoribbon Devices; 21 1.4.4; 4 Nanowire Devices; 25 1.4.5; 5 Resonant Tunneling Diodes and Quantum Cellular Automata; 28 1.4.5.1; 5.1 Resonant Tunneling Diodes; 28 1.4.5.2; 5.2 Quantum Cellular Automata; 30 1.4.6; 6 Conclusions; 32 1.4.7; References; 32 1.5; FinFET Circuit Design; 35 1.5.1; 1 Introduction; 35 1.5.1.1; 1.1 Shorted-Gate and Independent-Gate FinFETs; 36 1.5.2; 2 Logic Design Using SG/IG-Mode FinFETs; 37 1.5.2.1; 2.1 Design of Logic Gates; 40 1.5.3; 3 Threshold Voltage Control Through Multiple Supply Voltages for Power-Efficient FinFET Interconnects; 41 1.5.3.1; 3.1 The Principle of TCMS; 43 1.5.3.2; 3.2 Circuit Design Considerations; 45 1.5.3.2.1; 3.2.1 Power Consumption in TCMS Circuits; 45 1.5.3.2.2; 3.2.2 Exploratory Buffer Design for TCMS; 45 1.5.3.3; 3.3 Logic Design Using TCMS; 46 1.5.4; 4 Schmitt Trigger; 49 1.5.5; 5 Latch Design Using SG/IG-Mode FinFETs; 51 1.5.5.1; 5.1 SG-Mode Latch Design; 51 1.5.5.2; 5.2 IG-Mode FinFET Latch; 52 1.5.6; 6 Precharge-Evaluate Logic Circuits; 53 1.5.6.1; 6.1 FinFET Domino Logic Circuits with SG-Mode FinFETs; 53 1.5.6.2; 6.2 FinFET Domino Logic with IG-Mode FinFETs; 55 1.5.7; 7 FinFET Layout; 56 1.5.7.1; 7.1 Layout Analysis of FinFET Standard Cells (SG/IG-Mode); 57 1.5.8; 8 Oriented FinFETs; 59 1.5.8.1; 8.1 Library Design Using Oriented FinFETs; 61 1.5.9; 9 Conclusions; 62 1.5.10; References; 65 1.6; FinFET SRAM Design; 67 1.6.1; 1 Introduction to Nonplanar SRAM; 67 1.6.2; 2 Why FinFETs?; 68 1.6.3; 3 Physics, Theory, and Modeling of FinFET Devices for SRAM Applications; 70 1.6.3.1; 3.1 First-Order Poisson Equations; 73 1.6.3.2; 3.2 Sub-threshold Slope Tracking; 73 1.6.3.3; 3.3 Strong-Inversion Region Charge Tracking; 74 1.6.4; 4 SRAM Design; 77 1.6.4.1; 4.1 SRAM Design Requirements and Functionality Metrics; 78 1.6.4.1.1; 4.1.1 Metric 1: Read Stability; 79 1.6.4.1.2; 4.1.2 Metric 2: Writability; 80 1.6.5; 5 FinFET Design for SRAM; 81 1.6.5.1; 5.1 Example of FinFET Simulation Models Used for SRAM Design; 81 1.6.5.2; 5.2 3-D Thermal Modeling of FinFET; 83 1.6.6; 6 Low-Power, High-Performance 90-nm DG-FinFET SRAM Design; 86 1.6.6.1; 6.1 Design Overview; 87 1.6.6.2; 6.2 Device Models; 87 1.6.6.3; 6.3 Width Quantization; 89 1.6.6.4; 6.4 Layout and Surface Orientation: A Brief Overview; 89 1.6.6.5; 6.5 Performance; 90 1.6.6.6; 6.6 Power; 92

1.6.6.7;6.7 Stability;92 1.6.7;7 A High Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology;93 1.6.7.1;7.1 Back-Gate Design Overview;93 1.6.7.2;7.2 Dynamic Bias Generator;95 1.6.7.3;7.3 Analysis of the FinFET SRAM;95 1.6.7.4;7.4 8T SRAM Cell;97 1.6.8;8 Low-Power and Stable FinFET SRAM;98 1.6.8.1;8.1 Design Overview;98 1.6.8.2;8.2 Leakage Current of Footer Device;100 1.6.9;9 Other Mixed Split/DG Designs;102 1.6.9.1;9.1 Column-Decoupled Design;103 1.6.9.1.1;9.1.1 8T-Decoupled Cell;103 1.6.9.1.2;9.1.2 6T-Decoupled Cell;103 1.6.10;References;106 1.7;A Hybrid Nano/CMOS Dynamically Reconfigurable System;108 1.7.1;1 Introduction;108 1.7.2;2 Background;111 1.7.2.1;2.1 NRAMs;111 1.7.2.2;2.2 MRAMs;112 1.7.2.3;2.3 PCMs;113 1.7.3;3 Temporal Logic Folding;114 1.7.4;4 Architecture of Nature;116 1.7.4.1;4.1 The SMB Architecture;117 1.7.4.2;4.2 Support for Reconfiguration;119 1.7.4.3;4.3 Parameter Optimization for the SMB Architecture;121 1.7.4.3.1;4.3.1 Number of LEs ( $n_1$ ) per MB;121 1.7.4.3.2;4.3.2 Number of MBs ( $n_2$ ) per SMB;122 1.7.4.3.3;4.3.3 Number of Inputs ( $m$ ) per LUT;122 1.7.4.3.4;4.3.4 Number of Flip-flops ( $l$ ) per LE;122 1.7.4.3.5;4.3.5 Number of Reconfiguration Sets ( $k$ );123 1.7.4.3.6;4.3.6 Different Types of Nano RAMs;124 1.7.4.4;4.4 Interconnect Design;124 1.7.5;5 Power Estimation;128 1.7.5.1;5.1 Switching Power Estimation;128 1.7.5.1.1;5.1.1 Effective Capacitance;129 1.7.5.1.2;5.1.2 Switching Activity;129 1.7.5.2;5.2 Leaka EAN/ISBN : 9781441976093 Publisher(s): Springer, Berlin, Springer Science & Business Media Discussed keywords: CMOS-Schaltungen, Nanoelektronik, Schaltkreis, Schaltung Format: ePub/PDF Author(s): Jha, Niraj K. - Chen, Deming

[DOWNLOAD HERE](#)

**Similar manuals:**

[Nanoelectronic Circuit Design](#)

[Gleichschaltung And Where It Failed](#)