

The Power Of Assertions In Systemverilog

[DOWNLOAD HERE](#)

1;Preface;6 2;Contents;10 3;Acronyms;18 4;Part I Opening;20 4.1;Chapter 1:Introduction;21 4.1.1;1.1 The Concept of Assertion;22 4.1.2;1.2 Assertions in Design Methodology;27 4.1.2.1;1.2.1 Using Assertions for High Level Model;27 4.1.2.2;1.2.2 Using Assertions for RTL Model;31 4.1.2.3;1.2.3 Using Assertions Beyond RTL;34 4.1.3;1.3 Assertions in SystemVerilog;36 4.1.4;1.4 Checking Assertions;38 4.1.5;1.5 Assertion Reuse;41 4.1.6;1.6 SVA and PSL;44 4.1.7;Exercises;45 4.2;Chapter 2:SystemVerilog Language and Simulation Semantics Overview;47 4.2.1;2.1 Data Types and Variable Declarations;48 4.2.1.1;2.1.1 Packed and Unpacked Arrays;51 4.2.1.2;2.1.2 Lifetime of Variables;53 4.2.2;2.2 New Expression Operators;55 4.2.2.1;2.2.1 inside Operator;55 4.2.2.2;2.2.2 Implication and Equivalence Operators;57 4.2.3;2.3 Extensions to Event Controls;57 4.2.4;2.4 Clocking Blocks;58 4.2.5;2.5 New Procedures;60 4.2.6;2.6 Interfaces;62 4.2.7;2.7 Programs;65 4.2.8;2.8 \$Unit and \$Root;66 4.2.9;2.9 Package;68 4.2.10;2.10 Bind Statement;70 4.2.11;2.11 Generate Constructs;73 4.2.12;2.12 Simulation Semantics Overview;76 4.2.12.1;2.12.1 The Simulation Engine;77 4.2.12.2;2.12.2 Bringing Order to Events;78 4.2.12.3;2.12.3 Carving Safe Regions;80 4.2.12.4;2.12.4 A Time Slot and The Movement of Time;83 5;Part II Assertions;87 5.1;Chapter 3:Assertion Statements;88 5.1.1;3.1 Assertion Kinds;88 5.1.2;3.2 Immediate Assertions;89 5.1.2.1;3.2.1 Immediate Assertion Simulation;90 5.1.2.2;3.2.2 Simulation Glitches;91 5.1.3;3.3 Deferred Assertions;92 5.1.3.1;3.3.1 Deferred Assertion Simulation;92 5.1.3.2;3.3.2 Deferred Assertion Actions;94 5.1.3.3;3.3.3 Standalone Deferred Assertions;95 5.1.4;3.4 Concurrent Assertions;95 5.1.4.1;3.4.1 Simulation Evaluation Attempt;97 5.1.4.2;3.4.2 Clock;98 5.1.4.3;3.4.3 Sampled Values for Concurrent Assertion;101 5.1.4.4;3.4.4 Reset;102 5.1.4.5;3.4.5 Boolean Expressions;104 5.1.4.6;3.4.6 Event Semantics for Concurrent Assertions;105 5.1.5;3.5 Assumptions;107 5.1.5.1;3.5.1 Motivation;107 5.1.5.2;3.5.2 Assumption Definition;108 5.1.5.3;3.5.3 Checking Assumptions;109 5.1.5.3.1;3.5.3.1 Assumptions in Simulation;109 5.1.5.3.2;3.5.3.2 Assumptions in Formal Verification;110 5.1.5.3.3;3.5.3.3 Assumptions in Random Simulation;110 5.1.6;3.6 Restrictions;111 5.1.7;3.7 Coverage;111 5.1.7.1;3.7.1 Motivation;112 5.1.7.2;3.7.2 Coverage Definition;112 5.1.7.2.1;3.7.2.1 Concurrent Coverage;113 5.1.7.3;3.7.3 Checking Coverage;114

5.1.7.3.1;3.7.3.1 Checking Coverage in Simulation;114 5.1.7.3.2;3.7.3.2 Checking Coverage in Formal Verification;114 5.1.8;3.8 Checking Assertions. Summary;114 5.1.9;Exercises;114 5.2;Chapter 4:Basic Properties;117 5.2.1;4.1 Boolean Property;118 5.2.2;4.2 Nexttime Property;120 5.2.3;4.3 Always Property;121 5.2.3.1;4.3.1 Implicit Always Operator;122 5.2.4;4.4 S_eventually Property;122 5.2.5;4.5 Basic Boolean Property Connectives;125 5.2.6;4.6 Until Property;127 5.2.7;Exercises;128 5.3;Chapter 5:Basic Sequences;130 5.3.1;5.1 Boolean Sequence;131 5.3.2;5.2 Sequential Property;132 5.3.3;5.3 Sequence Concatenation;133 5.3.3.1;5.3.1 Multiple Delays;134 5.3.3.2;5.3.2 Top-Level Sequential Properties;135 5.3.3.3;5.3.3 Sequence Fusion;136 5.3.3.4;5.3.4 Initial Delay;137 5.3.4;5.4 Suffix Implication;137 5.3.4.1;5.4.1 Nested Implication;140 5.3.4.2;5.4.2 Examples;140 5.3.4.3;5.4.3 Vacuous Execution;142 5.3.5;5.5 Consecutive Repetition;142 5.3.5.1;5.5.1 Zero Repetition;143 5.3.5.1.1;5.5.1.1 Concatenation with Empty Sequence;144 5.3.5.1.2;5.5.1.2 Fusion with Empty Sequence;144 5.3.5.1.3;5.5.1.3 Empty Sequence in Antecedent;144 5.3.6;5.6 Sequence Disjunction;145 5.3.7;5.7 Consecutive Repetition Revisited;145 5.3.7.1;5.7.1 Repetition Range;146 5.3.7.1.1;5.7.1.1 Finite Repetition Range;146 5.3.7.1.2;5.7.1.2 Infinite Repetition Range;146 5.3.8;5.8 Sequences Admitting Empty Match;149 5.3.8.1;5.8.1 Antecedents Admitting Empty Match;149 5.3.9;5.9 Seq EAN/ISBN : 9781441966001 Publisher(s): Springer, Berlin, Springer Science & Business Media Discussed keywords: SystemVerilog Format: ePub/PDF Author(s): Cerny, Eduard - Dudani, Surrendra - Havlicek, John - Korchemny, Dmitry

[DOWNLOAD HERE](#)

Similar manuals:

[The Power Of Assertions In SystemVerilog](#)

[Verilog And SystemVerilog Gotchas](#)

[SystemVerilog For Verification](#)