Direct Transistor-level Layout for Digital Blocks
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level devic... |
 |
|
|
